, , ,

## **CLAIMS**

## What is claimed is:

- 1 1. A method for adjusting a reference frequency in an electronic device comprising:
- determining if a transmission frequency is within a capture range; and
- modifying the reference frequency if the transmission frequency is not within the
- 4 capture range.
- 1 2. The method of claim 1 further comprising setting the reference frequency to an
- 2 initial value.
- 1 3. The method of claim 2 wherein the initial value of the reference frequency is a
- 2 previous reference frequency used by the electronic device.
- 1 4. The method of claim 3 wherein the previous reference frequency is a last reference
- 2 frequency used by the electronic device prior to a last power down of the electronic device.
- 1 5. The method of claim 2 wherein the initial value of the reference frequency is a
- 2 predetermined reference frequency.
- 1 6. The method of claim 2 further comprising allowing the reference frequency to
- 2 stabilize.
- The method of claim 2 further comprising performing a search of a pilot channel.
- 1 8. The method of claim 7 further comprising generating a search result.
- 1 9. The method of claim 7 wherein the pilot channel is part of a spread spectrum signal.

080398.P379 Sony 50P4069

- 1 10. The method of claim 8 further comprising assigning a code sequence timing to a
- 2 demodulator using the search result.
- 1 11. The method of claim 10 wherein the code sequence timing is a pseudo-noise
- 2 sequence timing.
- 1 12. The method of claim 10 further comprising starting a lock timer.
- 1 13. The method of claim 12 wherein, if the demodulator does not lock before the lock
- 2 timer expires;
- 3 modifying the reference frequency;
- 4 allowing the reference frequency to become stabilized;
- 5 performing another search of the pilot channel; and
- 6 generating another search result.
- 1 14. The method of claim 13 wherein modifying the clock frequency comprises
- 2 increasing the clock frequency by an incremental amount.
- 1 15. The method of claim 13 wherein modifying the clock frequency comprises
- 2 decreasing the clock frequency by an incremental amount.
- 1 16. The method of claim 12 wherein, if the demodulator does lock before the lock timer
- 2 expires, enabling automatic frequency control.
- 1 17. The method of claim 16 further comprising starting an unlock timer.
- 1 18. The method of claim 14 further comprising, if the demodulator does not remain
- 2 locked when the unlock timer expires:

• • •

- 3 reassigning the code sequence timing to the demodulator; and
- 4 restarting the lock timer.
- 1 19. The method of claim 17 further comprising, if the demodulator does remain locked
- when the lock timer expires, decoding a CDMA signal.
- 1 20. A system comprising:
- 2 a clock, and
- a demodulator coupled to the clock to provide a negative feedback signal to the clock
- 4 such that a reference frequency generated by the clock is modified.
- 1 21. The system of claim 20 wherein the demodulator comprises:
- 2 a correlator;
- 3 a code sequence generator;
- 4 a lock/unlock timer; and
- 5 a frequency error detector.
- 1 22. The system of claim 21 wherein the code sequence generator is a pseudo-noise
- 2 sequence generator.
- 1 23. The system of claim 21 wherein lock/unlock timer provides the criteria to determine
- whether to modify a reference frequency generated by the clock.
- 1 24. The system of claim 21 wherein the correlator determines an in-phase correlator
- 2 output and a quadrature-phase correlator output.
- 1 25. The system of claim 24 wherein the correlator provides the in-phase correlator
- 2 output and the quadrature-phase correlator output to the frequency error detector.

080398.P379 Sony 50P4069 Patent Application SZL/pwa

. .

- 1 26. The system of claim 21 wherein the frequency error detection unit:
- determines a frequency error between the clock and a base station; and
- 3 generates the negative feedback signal.
- 1 27. The system of claim 26 wherein the frequency error detection unit provides the
- 2 negative feedback signal to the clock.
- 1 28. The system of claim 20 further comprising a searcher.
- 1 29. The system of claim 28 wherein the searcher;
- 2 determines a code sequence timing; and
- provides the code sequence timing to the demodulator.
- 1 30. The system of claim 29 wherein the code sequence timing is a pseudo-noise
- 2 sequence timing.
- 1 31. The system of claim 20 wherein the clock is a voltage-controlled temperature-
- 2 compensated crystal oscillator.